1987-10-01

A High Performance Dual Mode Synchronous/Asynchronous Parallel Bus Controller Utilizing the PI Bus Standard Protocol 872492

ABSTRACT

Boeing's Self-Timed Parallel Interface (SPI) Controller implements the synchronous PI bus backplane as well as an asynchronous self-timed backplane. The asynchronous mode implements the PI bus protocol while utilizing a self-timed transfer scheme. This scheme eliminates the complex clocking scheme of the synchronous backplane, supports decentralized systems, is technology independent, and supports very high data transfer rates. The technology independence of the SPI bus controller means that the transfer rate on the backplane is as fast as the technology will allow for the active modules on the backplane.

SAE MOBILUS

Subscribers can view annotate, and download all of SAE's content. Learn More »

Access SAE MOBILUS »

Members save up to 43% off list price.
Login to see discount.
Special Offer: With TechSelect, you decide what SAE Technical Papers you need, when you need them, and how much you want to pay.
X