1995-02-01

Architecture and Operation of the HIP7030A2 8-Bit J1850 Microcontroller 950034

A 6805 based microcontroller (HIP7030A2) was developed with integrated J1850[1] hardware. Trade-offs were made between hardware and software in terms of cost, speed, memory requirements, and processor overhead. The microcontroller has been used to construct J1850 compliant, single-byte and three-byte header, variable pulse width (VPW) nodes. Algorithms for symbol processing, cyclical redundancy check (CRC) generation/verification, and message filtering were developed which validate the suitability of the HIP7030A2 for stand-alone and dual-processor nodes.
Firmware was developed which transforms the HIP7030A2 into a J1850 message coprocessor for single-byte header, VPW messages. Known as the Programmable Communications Interface (PCI) it serves as a slave device to host processors dramatically simplifying the task of J1850 enabling a module.

SAE MOBILUS

Subscribers can view annotate, and download all of SAE's content. Learn More »

Access SAE MOBILUS »

Members save up to 18% off list price.
Login to see discount.
Special Offer: Download multiple Technical Papers each year? TechSelect is a cost-effective subscription option to select and download 12-100 full-text Technical Papers per year. Find more information here.
We also recommend:
TECHNICAL PAPER

Development of Engine Management System - Tata Nano - The Value Car

2010-01-2324

View Details

TECHNICAL PAPER

High Performance Code Generation for Audo, an Automotive μController from Infineon Technologies

2000-01-0393

View Details

TECHNICAL PAPER

Power Modules and Inverter Evaluation for GM Electrification Architectures

2012-01-0340

View Details

X