Refine Your Search

Search Results

Viewing 1 to 3 of 3
Technical Paper

Buckendale Lecture Series: Transformational Technologies Reshaping Transportation—A Government Perspective

2018-09-01
2018-01-2011
Transportation departments are under-going a dramatic transformation, shifting from organizations focused primarily on building roads to a focus on mobility for all users. The transformation is the result of rapidly advancing autonomous vehicle technology and personal telecommunication technology. These technologies provide the opportunity to dramatically improve safety, mobility, and economic opportunity for society and industry. Future generations of engineers and other transportation professionals have the opportunity to be part of that societal change. This paper will focus on the technologies state DOT’s and the private sector are researching, developing, and deploying to promote the future of mobility and improved efficiency for commercial trucking through advancements in truck platooning, self-driving long-haul trucking, and automated last mile distribution networks.
Technical Paper

CAN Crypto FPGA Chip to Secure Data Transmitted Through CAN FD Bus Using AES-128 and SHA-1 Algorithms with A Symmetric Key

2017-03-28
2017-01-1612
Robert Bosch GmBH proposed in 2012 a new version of communication protocol named as Controller area network with Flexible Data-Rate (CANFD), that supports data frames up to 64 bytes compared to 8 bytes of CAN. With limited data frame size of CAN message, and it is impossible to be encrypted and secured. With this new feature of CAN FD, we propose a hardware design - CAN crypto FPGA chip to secure data transmitted through CAN FD bus by using AES-128 and SHA-1 algorithms with a symmetric key. AES-128 algorithm will provide confidentiality of CAN message and SHA-1 algorithm with a symmetric key (HMAC) will provide integrity and authentication of CAN message. The design has been modeled and verified by using Verilog HDL – a hardware description language, and implemented successfully into Xilinx FPGA chip by using simulation tool ISE (Xilinx).
X