Refine Your Search

Search Results

Viewing 1 to 6 of 6
Video

Fault-Tree Generation for Embedded Software Implementing Dual-Path Checking

2011-11-17
Given the fast changing market demands, the growing complexity of features, the shorter time to market, and the design/development constraints, the need for efficient and effective verification and validation methods are becoming critical for vehicle manufacturers and suppliers. One such example is fault-tree analysis. While fault-tree analysis is an important hazard analysis/verification activity, the current process of translating design details (e.g., system level and software level) is manual. Current experience indicates that fault tree analysis involves both creative deductive thinking and more mechanical steps, which typically involve instantiating gates and events in fault trees following fixed patterns. Specifically for software fault tree analysis, a number of the development steps typically involve instantiating fixed patterns of gates and events based upon the structure of the code. In this work, we investigate a methodology to translate software programs to fault trees.
Technical Paper

The Virtual Instrument Revolution

1995-02-01
950026
Empowering the end-user is the primary focus of most software developers, whether in the general computing industry or in automotive instrumentation applications. End-users' expectations for both ease of use and flexibility in software products are high. Products in the general computing industry, such as Microsoft Word and Excel, have set standards for what a user expects from a software product. Because of the complex nature of most analytical instrumentation applications, it is difficult to deliver a software product for these applications that is both easy to use and flexible for many applications. And, if the product does exist, it usually comes with a relatively high price tag. There are, however, some lower cost software development tools available for instrumentation applications that combine a good mix of flexibility and ease of use. These tools require some development on the part of the end-user, but they do not require a computer science background.
Technical Paper

Development of a Portable Acoustic Beamformer using FPGA Technology and Digital Microphones

2015-06-15
2015-01-2246
This is an overview of the development of a portable, real-time acoustic beamformer based on FPGA (Field Programmable Gate Arrays) and digital microphones for noise source identification. Microphone arrays can be a useful tool in identifying noise sources and give designers an image of noise distribution. The beamforming algorithm is a classic and efficient algorithm for signal processing of microphone arrays and is the core of many microphone array systems. High-speed real-time beamforming has not been implemented much in a portable instrument because it requires large computational resources. Utilizing a beamforming algorithm running on a Field Programmable Gate Array (FPGA), this camera is able to detect and locate both stationary and moving noise sources. A high-resolution optical camera located in the middle of the device records images at a rate of 25 frames per second. The use of the FPGA technology and digital microphones provides increased performance, reduced cost and weight.
Technical Paper

Tool Integration from Design to Test

2003-03-03
2003-01-1204
The increasing number of features and complexity of today's automotive software architectures bring new challenges to the product development cycle. As a product is being developed, there is a need for information created during the early phases to flow seamlessly into subsequent phases. For example, information defined for an ECU during the design phase should be re-used when that ECU is tested during manufacture. Challenges often arise from the fact that one vendor's tools may be appropriate for design, but a different vendor's tools are best suited for manufacturing test. This paper discusses business and technical issues surrounding the transfer of information between such tools. Two case studies are used for discussion. One deals with databases describing signals transferred over an in-vehicle network and the other discusses simulation models as both transition from early designs through various test phases.
Technical Paper

A PC and FPGA Hybrid Approach to Hardware-in-the-Loop Simulation

2004-03-08
2004-01-0904
ECU designers are seeking more flexibility from HIL test systems. Often their needs are met by the development of custom hardware, either internally or by HIL test system vendors. Many systems also rely heavily on the use of multiple expensive microprocessors to achieve the required timing and synchronization performance. This paper discusses an alternative based on PC technology and reconfigurable I/O hardware. The HIL test system designer uses a graphical programming interface to reconfigure not only the real-time software portion of the system, but also the FPGA-based I/O hardware. This increases flexibility and lowers cost by providing capabilities such as generating simulated outputs synchronized to crank angle and implementing multiple serial communication protocols.
Journal Article

Methods and Tools for Calculating the Flexibility of Automotive HW/SW Architectures

2012-04-16
2012-01-0005
To cope with the increasing number of advanced features (e.g., smart-phone integration and side-blind zone alert.) being deployed in vehicles, automotive manufacturers are designing flexible hardware architectures which can accommodate increasing feature content with as fewer as possible hardware changes so as to keep future costs down. In this paper, we propose a formal and quantitative definition of flexibility, a related methodology and a tool flow aimed at maximizing the flexibility of an automotive hardware architecture with respect to the features that are of greater importance to the designer. We define flexibility as the ability of an architecture to accommodate future changes in features with no changes in hardware (no addition/replacement of processors, buses, or memories). We utilize an optimization framework based on mixed integer linear programming (MILP) which computes the flexibility of the architecture while guaranteeing performance and safety requirements.
X