Search Results

This paper proposes a new development method for highly reliable real-time embedded control systems using a CPU model-based hardware/software co-simulation. We take an approach that allows the full simulation of the virtual mechanical control system including CPU and object code level software. In this paper, Renesas SH-2A microcontroller model was developed on CoMET™ platform from VaST Systems Technology. A ETC (Electronic Throttle Control) system and engine control system were chosen to prove this concept. The ETB (Electronic Throttle Body) model on Saber® simulator from Synopsys® or engine model on MATLAB®/Simulink® simulator from MathWorks can be simulated with the SH-2A model. To help the system design, debug and evaluation, we developed an integrated behavior analyzer, which can display CPU behavior graphically during the simulation without affecting the simulation result, such as task level CPU load, interrupt statistics, software variable transition chart, and so on.

A new hydrogen flow sensor was designed and evaluated based on the concept of hot wire anemometry. This sensor is designed to measure the mass flow rate of hydrogen gas used in (but not limited to) proton exchange fuel cell, PEFC. The conceptual evaluation was initiated by deriving an electro-thermal model of the hot wire required for sensing hydrogen velocity. The modeling is done via a mechatronics software tool, Saber™. This model was validated using air as a medium. Simulated and experimental performance results and safety issues are presented and discussed in this paper. Fail safe methods and effectiveness have been investigated along with hydrogen ignition temperatures with varying hydrogen to air ratio.

We have developed a full virtual engine system prototyping platform with 4-cylinder engine plant model, SH-2A CPU hardware model, and object code level software including OSEK OS. The virtual engine system prototyping platform can run simulation of an engine control system and digital knock detection system including 64-pt FFT computations that provide required high-resolution DSP capability for detection and control. To help the system design, debugging, and evaluation, the virtual system prototyping consists of behavior analyzer which can provide the visualization of useful CPU internal information for control algorithm tuning, RTOS optimization, and CPU architecture development. Thus the co-simulation enables time and cost saving at validation stage as validation can be performed at the design stage before production of actual components.